Please enable javascript in your browser to view this site!

The VersIC 2.0 Platform is a new approach to the management of IC design data. It provides a comprehensive, united and reliable design data management (DM) experience in the Cadence design environment. With VersIC a truly collaborative design environment across multiple design locations is possible. Cadence libraries, Verilog, Ocean scripts, software, docs and other design assets can be versioned, conjured and released on one platform with a single point of release.

The VersIC 2.0 Platform has flexible architecture that allows you to use your configuration management (CM) tool of choice. Subversion and Perforce are supported today (with ClearCase under development), but it’s possible to integrate any back-end CM tool with minimal effort.

A modular approach enables VersIC to be expanded based on the needs of the design. Modules exist for the management of design reviews in a multi-site environment, visual Diff/Merge on schematics and layouts, and a verification management to manage all your analog tests and regressions.

Proven design data management

Methodics data management (DM) platform builds on leading industry proven solutions, expanding them to manage the unique challenges of working with advanced analog design.

By building on existing solutions your data is never locked-in to a propriety platform. This enables our customers to take advantage of existing infrastructure, access all data freely, and benefit from continual technology improvement driven by widespread usage outside semiconductor design.

Our DM Platform automatically manages the complex file relationships found in semiconductor design, provides tools to manage the large binary files common in EDA tools, and delivers multi-site data management and disaster recovery.

Single repository type for all data

Leveraging industry standard technologies provides the additional benefit of a single unified DM repository for all of your design data. Cadence libraries, Verilog, Ocean scripts, software, documentation, and other design data can be versioned, configured and released on a central DM repository with a single point of release.

Competitors systems require the use of separate repositories for analog design data. This increases complexity of releases, potential for errors, and infrastructure costs. With Methodics a single Subversion or Perforce SCM can be used for all your data management needs.

 

Real-time multi-site workspace creation

Our powerful workspace management engine reduces disk space requirements and facilitates real-time workspace setup and delete, even for workspaces requiring data from remote repositories. This is enabled using self-maintaining replication caches with high performance parallelized syncs, and unlike competitors solutions does not require changes to the underlying infrastructure.

Design configurations are stored centrally and enforce common working data across design centers. Updates can be configured on a “push” or “pull” basis to ensure that all designers on a project stay in sync with the latest design configuration.

Workspace permissions are enforced across repositories controlling read/write/update access control from a single central interface. Workspaces can also be populated with data from a centralized IP Catalog. For additional information on our IP management infrastructure see the ProjectIC page.

 

Seamless integration with analog design tools

Analog design is complicated enough without requiring designer to learn new design management concepts and methodologies. This is why all of Methodics design management capabilities are made available directly within existing design environments in a natural and unobtrusive way.

Within your familiar Cadence or Synopsys environment, designers can perform (DM) data management operations such as check-in/check-out code, control libraries available within a workspace, perform releases, and with our advanced verification capabilities even control and monitor design regressions. The result is all the benefits of design management, without impacting designer productivity.

VersIC Resources: Datasheet / Video

 

Power of DM for Analog design

A major productivity benefit for software (DM) data management has been the availability and usage of "diff" and "merge" and the design methodologies they enable.

Methodics is unique in offering "diff" and "merge" in the analog context allowing designers to operate on schematics and layouts cellviews. Cellviews can be compared hierarchically and changes sorted into functional or ECO categories.

Instances and PCells are examined according to location, orientation, and properties; Shapes are examined according to location, coordinates, layers and can be displayed on a per-layer basis; Schematics are examined according to their connectivity and property values.

Designers can easily identify what has changed and even generate reports during a commit, notifying changes to interested parties, enabling clearer communication during critical periods in the project lifecycle.

Competing solutions utilize basic XOR tools to identify differences between cellviews and hierarchies of cellviews, requiring the designer to manually identify relevant changes and take appropriate action.

MergeIC Resources: Datasheet / Video

 

Fully integrated defect tracking

Our defect tracking interfaces to industry standard tools enabling analog design status to be monitored together the other design activities.

Defects are created directly within the analog design tools, associated with relevant design views, and updated as part of schematic/layout commits and releases.

Reports can be generated from within the analog design tools showing any existing tickets based in the relevant design context.

 

 

Task specific dashboards

Data is key to making informed project decisions. The Methodics design management platform integrates a powerful data analytics platform, based on an extensible widget based design.

Default dashboard configurations are provided for common analog design tasks such as verification analysis and IP release status.