Please enable javascript in your browser to view this site!

Accelerating Innovation in Semiconductor Development (a Siemens-Methodics Perspective)

Accelerating Innovation in Semiconductor Development (a Siemens-Methodics Perspective)

 CLICK HERE TO DOWNLOAD

CLICK HERE TO DOWNLOAD

PLM systems help businesses run their entire operation by creating an environment where all product data and metadata can be organized, accessed, and analyzed.  Historically, PLM systems came from mechanical CAD companies and were intended to combine part management and design process information, a relatively static environment.

In contrast, semiconductor design is a highly dynamic, iterative process that requires instantaneous access to quickly evolving data.  In order to meet time-to-market demands and confront the exponentially growing costs of semiconductor fabrication, companies have adopted intellectual property (IP) reuse to streamline semiconductor development.  By assembling designs made up of existing IP, they can reduce the time of development, and maximize the investment in the development of these IP blocks.


To enable this IP-reuse design methodology, companies must have an IP lifecycle management (IPLM) system that understands the highly dynamic nature of semiconductor development environment in addition to a more traditional PLM system.

By combining a best-in-class PLM system with a best-in-class IPLM system, a “digital thread” can be created that starts during product ideation and definition of requirements, and traces all the way through the semiconductor design process. It can then continue into manufacturing, and to sales and support, creating an environment where all the important information is interlinked and tracked.

In this way, requirements from the product ideation process can be linked to semiconductor IP, creating a traceable link that shows the specific product requirements that are met by that IP. During semiconductor verification, functional coverage results at the IP level can then be tracked and related back to the IP.  Companies that must achieve Functional Safety (FuSa) standards compliance, such as ISO26262 for the automotive Industry, can do so while, at the same time, reduce their costs by maximizing IP reuse and reduce time-to-market.


This white paper describes how a semiconductor company can benefit from using a best-in-class PLM solution integrated with a best-in-class IP management solution to achieve these goals.

HIGH-AVAILABILITY ARCHITECTURE FOR ENTERPRISE IPLM

HIGH-AVAILABILITY ARCHITECTURE FOR ENTERPRISE IPLM

About this Whitepaper

Addressing the need for 24/7 availability for infrastructure in an Enterprise IPLM environment.

Content and Organization

Information provided in this document is organized in the following parts: • The Need for High Availability in Enterprise IPLM Systems
• ArchitectingPercipientforHA

Intended Audience

The business process owners supporting product management, design engineering, program management, product planning, product master data management, and release operations will all have a stake in the subjects discussed in this white paper. Information technology professionals can use this document as a roadmap for reducing system overhead costs, consolidating systems, eliminating integrations, and reducing system support requirements.

AN IP-CENTRIC APPROACH TO GIT BASED DEVELOPMENT

AN IP-CENTRIC APPROACH TO GIT BASED DEVELOPMENT

About this Whitepaper
How to establish an IP-Centric methodology in a Git workflow.

Content and Organization

 CLICK HERE TO DOWNLOAD

CLICK HERE TO DOWNLOAD

Information provided in this document is organized in the following parts: • IP-Centric Design Methodology
• Working with a Git IP
• Restrictions on Git Repositories

Intended Audience

The business process owners supporting product management, design engineering, program management, product planning, product master data management, and release operations will all have a stake in the subjects discussed in this white paper. Information technology professionals can use this document as a roadmap for reducing system overhead costs, consolidating systems, eliminating integrations, and reducing system support requirements.

Putting the “I” in PLM

Putting the “I” in PLM

 CLICK HERE TO DOWNLOAD

CLICK HERE TO DOWNLOAD

The complexity of today’s semiconductor devices rivals the complexities of systems design in other industries, and the semiconductor industry can learn a lot from the evolution of systems design. One of the advancements of the past two decades has been the adoption of product lifecycle management (PLM) solutions to manage system designs from ideation through end of life.  PLM systems help businesses run their entire operation by creating an environment where all product data and metadata can be organized, accessed, and analyzed.  PLM systems allow information to be made available immediately and consumed in formats that make sense for each stakeholder.   However, once the data is in the PLM system, it is generally stabilized and static in nature.

In contrast, semiconductor design is a highly dynamic, iterative process that requires instantaneous access to quickly evolving data. This data needs to be rapidly assembled and integrated into highly specialized design and verification tools.  Traditional PLM systems are not designed to handle the "high velocity" nature of this changing data.

In order to get the best of both worlds, the ideal solution is for a best in class PLM solution to interface with a best in class semiconductor IP lifecycle management (IPLM) solution.  Semiconductor companies can then reap the benefits of both an optimized semiconductor IP-Centric and IP-Reuse design methodology in conjunction with streamlined and cost-efficient business processes.

Percipient: Taming Git for the Enterprise

Percipient: Taming Git for the Enterprise

 CLICK TO DOWNLOAD

CLICK TO DOWNLOAD

Git brings significant flow improvements to software and digital design, but these improvements come with heavy costs in increased complexity. This increased complexity is driven by the practical limits on Git repository sizes, leading to a proliferation of independent repositories, which in turn puts a greater burden on system integration and tracking.  The question is whether Git’s benefits justify the resultant increase in complexity and risk.  Percipient, the IP Lifecycle Management (IPLM) platform from Methodics, eliminates the trade-off; enterprises can leverage the power of Git and simplify their integration flow at the same time.

Samsung Advanced Computing Lab (ACL)

Samsung Advanced Computing Lab (ACL)

 CLICK HERE TO DOWNLOAD

CLICK HERE TO DOWNLOAD

The ACL design build environment requires 1,000’s of runs consuming 1,000’s of CPU hours and many Terabytes of data on a continuous basis. These numbers are expected to continue to increase as ACL grows. Having top of the tree clean workspace is key requirement for build infrastructure where workspaces are created and deleted very frequently and the average life of work spaces was less than a week.

Enabling Hierarchical IP Reuse using Private Resources

Enabling Hierarchical IP Reuse using Private Resources

Introduction

 CLICK TO DOWNLOAD

CLICK TO DOWNLOAD

As design complexity increases and design cycles shrink, IP reuse has become a critical component of success for hardware teams. However, these two realities are often at odds with each other - complex IPs are hard to create, test and reuse. On the other hand, SOCs need to be able to incorporate more and more complex IPs from diverse sources in as seamless and low effort manner as possible.

One way to manage complexity is break down IPs into simpler components and build the complex pieces up hierarchically. While this is good for managing complexity, it introduces a host of issues that need to be handled by the IP management system to allow for hierarchical reuse of IPs.

Percipient introduces the concept of Private Resources to help ease this burden and allow teams to make meaningful progress in IP reuse.

Improving Time-To-Market With The Right IPLM Solution

Improving Time-To-Market With The Right IPLM Solution

 CLICK TO DOWNLOAD

CLICK TO DOWNLOAD

In the increasingly competitive semiconductor market, getting a product out on time is of critical importance. Missing market windows by even a few months can mean the difference between being highly profitable vs breaking even or even losing millions in revenue. In this scenario, it is of critical importance for teams to be able to reuse existing, proven IPs to reduce development time, complexity and cost. An IPLM (IP Lifecycle Management) solution like Methodics’ Percipient is designed to help customers adopt an IP-centric design flow to address this need. To fully capitalize on IP reuse, the IPLM system needs to be built from the ground up to handle the realities and complexities of identifying and reusing IP resources . This white paper discusses one of the key components of Percipient - the Graph Database - that helps the tool achieve its goal of enabling fast and seamless IP reuse

Improving Time-To-Market With The Right IPLM Solution

Improving Time-To-Market With The Right IPLM Solution

Introduction

 CLICK HERE TO DOWNLOAD

CLICK HERE TO DOWNLOAD

In the increasingly competitive semiconductor market, getting a product out on time is of critical importance. Missing market windows by even a few months can mean the difference between being highly profitable vs breaking even or even losing millions in revenue.

In this scenario, it is of critical importance for teams to be able to reuse existing, proven IPs to reduce development time, complexity and cost. An IPLM (IP Lifecycle Management) solution like Methodics’ Percipient is designed to help customers adopt an IP-centric design flow to address this need.

To fully capitalize on IP reuse, the IPLM system needs to be built from the ground up to handle the realities and complexities of identifying and reusing IP resources . This white paper discusses one of the key components of Percipient - the Graph Database - that helps the tool achieve its goal of enabling fast and seamless IP reuse.

Something New in IP Lifecycle Management

Something New in IP Lifecycle Management

Last month at DAC I met up with Michael Munsey of Methodics to get a quick update on what has been happening over the past 12 months within his company, and he quickly invited me to watch an archived webinar on their latest tool for IP Lifecycle Management called Percipient. I love to play the board game Scrabble, so i had to Google the word Percipient to learn its meaning, "having a good understanding of things, perspective". OK, that's my new word for the day then.

We often blog about new and updated point EDA tools on SemiWiki, so it's refreshing to learn more about the category of EDA tools that works throughout all of the tools and IP used on a SoC project. System-level complexity has become so large that the days of using Excel to track semiconductor IP usage or EDA tool usage fall woefully inadequate. 

CLICK HERE  to read the article

WEBINAR VIDEO - NEW CONCEPTS IN SEMICONDUCTOR IP LIFECYCLE MANAGEMENT

WEBINAR VIDEO - NEW CONCEPTS IN SEMICONDUCTOR IP LIFECYCLE MANAGEMENT

New Concepts in Semiconductor IP Lifecycle Management

Today's complex SoC design requires a new level of internal and external design traceability and reuse by tightly coupling IP creators with IP consumers. Join us for the introduction of an exciting new platform that allows companies to provide the transparency and control needed to streamline collaboration by providing centralized cataloging, automated notifications to design teams, flexible permissions across projects, and integrated analytics across diverse engineering systems. Come see how companies are realizing substantial cost and time to market savings by adopting IP lifecycle management methodologies.

Integrating Requirements Management with IP Management

Integrating Requirements Management with IP Management

Introduction

 CLICK HERE TO DOWNLOAD

CLICK HERE TO DOWNLOAD

Increasing design and verification complexity in SoCs is leading many teams to adopt industry standard best-practices for managing their projects.

One of the key components to successfully managing a distributed, complex and time-critical SoC project is Requirements Management. Having a full set of requirements, easily managed and updated for the project makes it much easier to bring transparency and tracking to a project.

Once requirements management is in place, it is also essential to be able to tie requirements back to the context of the IPs being used in the SoC. Since IP management and requirements management are two separate systems, being able to connect these two is critical. This paper describes how a requirements management system like Jama can be integrated into the IP management platform ProjectIC, allowing users to see IP requirements right in the context of their SoC.

Fabless SOC Design Company - Creating Large Workspaces with WarpStor

Fabless SOC Design Company - Creating Large Workspaces with WarpStor

 CLICK HERE TO DOWNLOAD

CLICK HERE TO DOWNLOAD

In this customer environment 200GB workspaces are common and can take up to 30 mins to fully populate. The general logistics around disk space management, delays in getting up current design data and NFS latencies were a major source of delay for designers with a material impact on time-to-market. 

U.S. Based Flash Memory Company - Improving Filer Random Write Performance with WarpStor

U.S. Based Flash Memory Company - Improving Filer Random Write Performance with WarpStor

 CLICK HERE TO DOWNLOAD

CLICK HERE TO DOWNLOAD

Multiple workspaces created for regression runs can overwhelm traditional lers when they write back regression results and log les. This is particularly true when many short tests complete at roughly the same time. With WarpStor’s buffered write-through cache accumulating writes and bursting them to the ler, write performance can be dramatically increased. 

Methodics / Magillem Integration for SOC Designers

Methodics / Magillem Integration for SOC Designers

 CLICK HERE TO DOWNLOAD

CLICK HERE TO DOWNLOAD

The ProjectIC / Magillem interface provides SoC designers, IP creators, IP consumers, and IP integrators the ability to take advantage of both ProjectIC and Magillem tools from within a unified workspace.

Leveraging ‘Single Source of Truth’ Architecture to Speed Development Times, Improve Design Quality, and Reduce Risk

Leveraging ‘Single Source of Truth’ Architecture to Speed Development Times, Improve Design Quality, and Reduce Risk

 CLICK  TO DOWNLOAD

CLICK  TO DOWNLOAD

Many Design Management (DM) tools used by the Semiconductor Industry today are based on outdated, proprietary version control systems and have fallen significantly behind the state of the art. These tools are often only capable of supporting a single project per server due to the severe scalability and performance limitations inherent in their underlying technology. This ‘server per project’ limitation siloes teams and their information, preventing sharing and reuse across the organization.

This paper describes how modern DM tools are built on industry standard version control systems to take a centralized, IP based approach - one that leverages a ‘Single Source of Truth’ architecture for Platform Based Design and enables a high degree of design reuse to speed development times, improve quality, and reduce risk.

Integrating Requirements Management with IP Management

Integrating Requirements Management with IP Management

 CLICK TO DOWNLOAD

CLICK TO DOWNLOAD

This paper describes how a requirements management system like Jama can be integrated into the IP management platform ProjectIC, allowing users to see IP requirements right in the context of their SoC.

Such integration represents one more step forward to reaching the important goal of implementing IP reuse strategies that reduce development costs, improve time-to-market, and keep semiconductor companies profitable in today’s highly competitive SOC marketplace. 

Meeting Time-to-Market and Cost Reduction Goals Through Platform Based Design

Meeting Time-to-Market and Cost Reduction Goals Through Platform Based Design

 CLICK TO DOWNLOAD

CLICK TO DOWNLOAD

Companies designing today's complex System-on-Chips (SoC’s) must find new ways to meet the challenges imposed by shrinking time-to-market windows and cost pressures.  Platform based design methodologies allow companies to reduce the time it takes to bring designs to market and maximize reuse of internal IP on those designs.  A platform is the starting point for a new or derivative design that contains all of the IP and design meta data properly configured to be downloaded to a user's workspace.  To enable a platform based design methodology, companies must formalize how design IP is handled.  By adopting an IP Lifecycle Management solution (IPLM), companies can benefit from streamlining the SoC development process and guarantee that IP is being fully utilized through all of the company’s design projects.

WarpStor Case Study: Fabless SoC Design Company

WarpStor Case Study: Fabless SoC Design Company

In this customer environment, 200GB workspaces are common and can take up to 30 mins to fully populate. The general logistics around disk space management, delays in getting up current design data, and NFS latencies were a major source of delay for designers with a material impact on time-to-market. 

The team installed a WarpStor appliance including local storage on their network and project workspaces were built on the appliance.  User workspace creation time and disk space needs were reduced dramatically:

 CLICK TO DOWNLOAD

CLICK TO DOWNLOAD

  • Average workspace population time was reduced from 20-30mins to 14s
  • User workspace sizes decreased from 150GBto 100KB
  • Total IOPs down by more than 70% during write bursts